Introduction
The availability of multiprogrammable logic devices (such is the case of FPGAs -field programmable gate arrays) with lower reconfiguration times has made possible the concept of "virtual hardware" [1] [2] : the hardware resources are supposed unlimited and implementations that oversize the resources available on the device are resolved by temporal partitioning.
Then, the temporal partitioned solution is executed by time-sharing the device such that the initial functionality is preserved. This concept promises to be an efficient solution to save silicon area [1] . One of the applications is the switch among functionalities that have mutual exclusiveness on the temporal domain, such as the context-switching between coding/decoding schemes in communication, video or audio systems.
Although, even the latest commercial FPGAs, such as the Xilinx™ Virtex family [3] , do not have mechanisms to implement efficiently temporal partitioned functionalities and the time of reconfiguration of the overall FPGA is still quite high, the importance of the "virtual hardware" concept has already been demonstrated with computationally complex applications [4] . Industrial efforts are under way to further improve the capability of the devices to handle multiple-configurations by storing several on-chip configurations and permitting the switch between contexts in few nanoseconds [5] .
The virtualization of FPGA resources has been considered by several authors while dealing with circuit netlists that oversize the available resources on the device ( [6] [7] , just to name a few). From the point of view of the design, those approaches work at a much low-level of abstraction, without the possibility to exploit tradeoffs between the number of reconfigurations and the resource sharing of functional units (FUs), for instance. The design automation for FPGA-based systems should include temporal partitioning algorithms able to efficiently exploit the new concept. Tradeoffs among parallelism, communication costs, execution and reconfiguration times, and sharing of some FUs in the same reconfiguration need to be considered during the architectural synthesis phases.
Sharing of FUs among operations is a technique to reuse a single configuration of an FU
by more than one operation of the same type. On the other hand, temporal partitioning is a technique tailored to reuse the available resources by different circuits (configurations) with the time-multiplex of the device. The nodes of a given intermediate representation (e.g., a dataflow graph) representing operations have to be scheduled in time steps to be executed in each temporal partition (TP). Temporal partitioning must preserve the dependencies among nodes (that are already temporal dependencies) such that a node B dependent on node A can-not be mapped to a partition executed before the partition where node A is mapped. In addition, considering sharing FUs during temporal partitioning can conduct to better overall results (lower number of TPs and better performance). Figure 1a) shows a design flow which integrates temporal partitioning prior to the highlevel synthesis tasks [8] . The majority, if not all, of the existent approaches utilizes the presented flow [9] [10] . Our efforts address architectural synthesis 1 integrating temporal partitioning and this paper presents a new temporal partitioning algorithm that effectively takes into account sharing of FUs, while maintaining a small computational complexity. Besides, it is sufficiently flexible to target different FPGA devices. Figure 1b) shows the design flow proposed in this paper, where temporal partitioning is integrated in the high-level synthesis tasks and is performed simultaneously. the maximum resources available on the device equals 3 cells. The dataflow graph has a critical path latency of 4 cycles and needs 8 cells given those FUs (last row of Table I ). Figure 2 shows an optimal solution (not considering the area of multiplexers, registers and control unit needed to implement sharing of a specific FU) for the example with results shown in the second row of Table I . In Figure 2 each gray region identifies operations that are mapped to the same FU. The optimal solution is achieved with only one adder and one multiplier and fits totally on a single TP. When not considering sharing of adders, the optimum result is shown in the third row of There are also cases where the critical path latency of the input dataflow graph (last row) is maintained (second row). The remainder of this paper is organized as follows. In section 2, previous work is described. Section 3 formulates and explains the problem. The algorithm is deeply explained in section 4, where the pseudo-code and the overall performed steps are fully elucidated through an example. In section 5 experimental results are shown and discussed. Finally, in section 6, conclusions are presented and further work is envisaged.
Previous Work
As far as we know, the development of temporal partitioning algorithms was firstly considered in [9] [2]. The similarities of both scheduling on high-level synthesis [8] and temporal partitioning allow the use of common scheduling schemes for partitioning. Some authors, such as [9] [10], have considered temporal partitioning at behavioral levels having in mind the integration of synthesis.
In [9] , a heuristic based on a static list scheduling algorithm, enhanced to consider temporal partitioning and partial reconfiguration, is shown. The approach exploits the dynamic reconfiguration capability of the devices, while doing temporal partitioning.
In [10] [12] the temporal partitioning problem is modeled in a specified 0-1 non-linear programming (NLP) model. The problem is transformed to integer linear programming (ILP) and the solution determined by an ILP solver. Due to the long execution times, this approach is not practical for large input examples. Some heuristic methods have been developed to permit its usability on larger input examples [13] . Kaul [14] exploits the loop fission technique while doing temporal partitioning in the presence of loops to minimize the overall latency by utilization of the active TP as long as possible. Sharing of functional units is considered inside tasks and temporal partitioning is performed at the task level. Design space exploitation is performed by inputting to the temporal partitioning algorithm different design solutions for each task. Such solutions are generated by a high-level synthesis tool (constraining the number of FUs of each type). This a pproach lacks a global view and is timeconsuming.
The simplest approaches only consider temporal partitioning without exploiting sharing of FUs. In [11] , both a temporal partitioning algorithm based on leveling the operations by an ASAP scheme and other based on clustering a number of nodes are used. The algorithm fills the available resources in the increasing order of the ASAP levels. The selection of nodes in the same level is arbitrary and the algorithm switches to another TP when it encounters the first node that does not fit on the current TP. The approach does not consider neither commu-nications costs nor resource sharing. In [15] another algorithm is presented that selects the nodes to be mapped in a TP with two different approaches (one for satisfying parallelism and another for decreasing communication costs). In [16] , an algorithm based on the extension of the ASAP or ALAP leveling schemes resorting to the mobility of each node to select among the nodes has been considered. [16] also shows an algorithm that searches recursively in the list of ready nodes so that if a node cannot be mapped to the current partition, other nodes can be considered.
[17] considers both communication costs among different TPs that can occur and the over- [18] presents a method to do temporal partitioning considering pipelining of the reconfiguration and execution stages. The approach divides an FPGA into two portions to overlap the execution of a TP in one portion (previously reconfigured) with the reconfiguration of the other portion.
In [19] constraint logic programming is used to solve temporal partitioning, scheduling, and dynamic module allocation. However, the approach needs a specification of the number of each FU before processing and may suffer of long runtimes.
More related to our approach is the algorithm presented in [20] . A scheme based on the force-directed list scheduling algorithm that considers resource sharing and temporal partitioning is shown. The algorithm tries to minimize the overall execution time, performing a tradeoff between the number of TPs and sharing of FUs. However, the approach adapted a scheduling algorithm not originally tailored to do temporal partitioning and lacks of a global view. Instead, our approach proposes a novel algorithm matched to the combination of temporal partitioning and sharing of FUs that maintains a global view.
Problem Definition
Given a dataflow graph (DFG), representing a behavioral description, G = (V, Ε), topologically ordered, directed and acyclic, with |V| nodes, {ν 1 ,ν 2 ,…,ν |V| } and |E| edges, where each node ν i represents an operation and each edge e i,j ∈ Ε represents a dependence between nodes ν i and ν j . A dependence can be a simple precedence-dependence or a transportdependence due to the transport of data between two nodes. The DFG can be obtained from an algorithmic input description. Such pre-processing step is beyond the scope of this article, but the front-end of our Java compiler for reconfigurable computing systems can be employed [16] .
Here we assume that there is a 
where N represents the number of TPs. A graph G, temporal partitioned in N subsets (TPs), is correct if:
: each node v i ∈ V is mapped to only one TP (here we do not consider cloning of operations in the DFG);
: all the nodes of V are mapped;
-∀ π i ∈ ℘, R(π i ) ≤ R MAX : each TP fits in the resources available on the device;
-∀ e i,j ∈ Ε, π(ν i ) ≥ π(ν j ): the order of the execution of the TPs does not violate the dependencies among operations of the DFG (necessary condition to obtain the same functionality).
A correct set of TPs guarantees the same overall behavior of the original graph (when executed from 1 to N and considering a correct communication mechanism to transfer data among TPs). However, we are also interested on the minimization of the overall execution latency. The cost that reflects the overall execution latency in a time-multiplexed device can be estimated by the equation (1) 
The objective of our algorithm is to furnish a set of datapaths that will be executed in sequence with a minimum number of control steps 2 . Each datapath unit fits on the physically available resources. For the sake of minimizing the number of TPs needed, exploiting sharing of FUs while doing temporal partitioning needs to be considered by the algorithm. Specifically, our algorithm has to output:
-The set of TPs (℘): each TP identifying the nodes of the DFG assigned to it; -The set of instances for each FU used (Φ);
-Each node of the DFG has to identify a specific FU instance of Φ implementing the operation.
From those outputs, it is straightforward to generate a behavioral HDL-RTL (hardware description language at the register transfer level) description of each TP control unit and a structural HDL-RTL description of each datapath, considering the existence of a HDL description for each FU. The configurations can be generated from those netlists using a traditional FPGA design flow.
Simultaneously doing Temporal Partitioning and Sharing of FUs
The algorithm uses an initial number of TPs that can be specified by the user. Another possibility is to use the number of levels of the DFG or the number of TPs utilized by any tempo-2 -We assume that each control/time step for scheduling is equal to the clock period of the system. Thus, there is no distinction among the use of clock cycle, control step or time step.
ral partitioning algorithm without using sharing of FUs (e.g., ASAP [11] ) as the initial number of TPs. The user has to specify the total number of available resources on the device. In addition, for each FU there exists a boolean variable which value indicates if the FU can be shared or not (sharing of some FUs may need more resources than the utilization of several FU instances, due to the overhead of using auxiliary circuits needed for the implementation of the sharing mechanism).
To a clear description, we show the main steps of the algorithm with a connection to Example 1. A brief exposition of the steps performed, when considering sharing of all FUs, is stretched in Figure 3 .
The algorithm starts with the following steps:
q Compute the set of nodes child 3 of each node of the DFG;
q Map an FU instance to each operation in the DFG (at the moment neither consider more than one FU for the same operation nor FUs capable to implement more than one operation);
q Estimate the area and execution latency of each node in the DFG according to the FU characterization, existent in the component library, for the target device. This step is beyond the scope of this article and from now on we will assume that there exists, for each FU, an estimation of the number of resources and of the execution latency;
q Perform the ASAP (as soon as possible) and ALAP (as late as possible) start times for each node in the DFG (see Figure 3a) ), both unconstrained. When doing the ALAP scheme, the algorithm also calculates the ALAP level of each node;
q Determine the set of nodes in one of the critical paths of the DFG (see Figure 3b) );
q Create a number of TPs equal to the input number specified N TP . See the three TPs initially created in Figure 3c ); q Assign the size (number of resources used) of a node in a TP to the current size of that TP (see Figure 3c) ). Figure 4 ). When a node is mapped (see function mapNode in Figure 6 ), the critical path length of the associated TP is updated (lines 4 and 5 of Figure 6 ).
The algorithm considers that nodes in contiguous time steps mapped to the same TP and with the same operation should be bound to the same FU instance.
A list of nodes ready for mapping to a current TP is used. The list has the nodes sorted by increasing ALAP start times (the candidate operation having the least ALAP value will have the highest priority) and, for nodes with the same ALAP start time, it uses the ASAP start time as a tiebreak (by ascending or descending order). The list is determined examining for a given node its predecessors (they already must be mapped in TPs before the current TP) and the child set (the nodes child of the node to be mapped must be on TPs after the TP under consideration). The incremental update of the list of the nodes candidate to be mapped to the current TP, when each node is mapped, is an option of the algorithm (lines 6 and 7 in Figure   6 ). When such option is disabled the algorithm only tries to do update when the list is empty.
The algorithm uses a static-based approach in the sense that the ALAP/ASAP values are calculated only once and they are not updated during the execution of the algorithm. Vector listReady = findNodes(NumTP); 8.
Vector π i = ℘.elAt(NumTP); 9.
while(!listReady.isEmpty()) { 10.
Node v k = listReady.rmFirst(); 11.
int R NEW = R(π i ) + R(v k ); 12.
Boolean fit = (R NEW <= R MAX ); 13. // CS(π i ) when v k is mapped to π i : 14.
int CS new = π i .sched(v k ); A special directed edge between two nodes is used to identify in the DFG that both nodes share the same FU instance. A path of nodes connected by such edges identifies the sequence of utilization of the FU instance (from the source to the sink). Those edges are added by the algorithm to the initial DFG and provide an efficient way to both represent sharing of FU instances, to determine the execution latency and to generate the datapath and control unit descriptions. When a node v n is bound to an FU instance that is already shared by two or more operations, the algorithm adds a special edge from the last node of the path of shared FUs to v n . However, when there are one or more nodes in that path that are child of v n in the DFG, v n is inserted immediately before the first child found traversing the path from left to right (see Figure 7 ).
if((CS new > (CS(π i )+relax)) && ((π i is the last TP) && (Γ(
The algorithm considers the interchange 4 of a node previously assigned to a TP with a node ready to be mapped in that TP. This occurs if the TP has only one node, the node to be mapped has lower ALAP start time and the change is feasible in terms of available resources and MAX CS (lines from 3 to 13 of Figure 5 ). After the execution of the main kernel the algorithm considers a merge operation. Such operation tries to group adjacent TPs in a single TP considering resource sharing among FU instances of the same type in two considered TPs (see Figure 3e) , f) and g)). This step of the algorithm is done incrementally and it stops when no merging is possible. From the two first TPs of Figure 3e ) it can be seen that sharing the FUs, the two TPs can be merged. Figure 3f) illustrates the result of that merge. From the later result we can figured out that π 1 and π 2 are also able to be merged (with node 5 sharing the FU instance already shared by nodes 0, 1 and 4). The resultant merge is shown in Figure 3g ) and the final solution requires only a single TP.
When a node does not fit (in the sense that the MAX CS of the considered TP is violated) in the last TP and if that TP is empty then the algorithm prefers to relax the TP to accommodate the node (see lines 15 to 17 in Figure 4 ).
When finding if a node to be mapped can share an FU instance already existent in the considered TP, the algorithm binds the node/operation to the FU instance with lower length path of nodes sharing it (line 14 in Figure 5 ).
The steps of the algorithm shown in lines 32 to 37 of Figure 5 are related to the case that when a node does not fit (with or without resource sharing or with relaxation of MAX CS ) in the last TP a new TP is added to the existent set of TPs and the node is mapped to it.
The algorithm optionally uses a jump to the first TP (lines 38 to 40 of Figure 5 ). This forces the algorithm to consider the binding of nodes, which cannot share an FU in the current TP, to earlier TPs.
Time Complexity of the Algorithm
The worst time complexities for each step of the algorithm are:
• O(|V|+|E|), for ASAP and ALAP schemes;
• O(|V|+|E|), for determination of the child nodes presented in all the paths from each node of the DFG to the end, when the DFG is topologically ordered;
, for sorting a list of |V| nodes;
• O(|V|), for searching a node in each TP;
• 
Experiments and Results
All the algorithms considered in this section have been implemented with the Java™ language. All the executions of the algorithms were conducted on a portable PC (Pentium-II @366MHz, 196Mb RAM) with the JIT compiler integrated in the JDK1.2 running on Windows98.
The algorithm proposed in this paper has been tested with a number of representative examples (with variable complexity) and, whenever possible, the results obtained are compared with other approaches.
Examples
The SEWHA is the auto regression filter presented in [21] , HAL is the loop body of the differential equation example [22] , EWF is a digital fifth order elliptic wave filter [23] , FIR is a 12-tap finite impulse filter, Mat4×4 corresponds to a fully parallel multiplication of two matrixes with 4×4 integer elements each one, and FDCT is the fast discrete cosine transform used in [24] . Mat4×4 is used as an example of high operation level parallelism degree.
We consider for all the experiments an execution latency of 1 clock cycle for each adder or ALU and 2 clock cycles for each multiplier (only nonpipelined multipliers were used). For the number of resources needed for each FU we consider 1 cell for each adder or ALU and 4 cells for each multiplier. Table II shows the main characteristics of the considered examples (number of operations of each type, total number of resources and the critical path length). Table III shows results for the considered examples. The ASAP results refer to the leveling technique proposed in [11] . The SA results were obtained with a simulated annealing approach to do temporal partitioning without resource sharing proposed in [17] . Here, the algo- Our (1), (2) and (3) identify results obtained by applying the proposed algorithm. Our (1) identifies executions of the algorithm disabling the capability to share FUs among operations.
Sharing versus not sharing
Our(2) considers resource sharing for both adder and multiplier units, and Our (3) Table III were collected disabling the update of the list of nodes ready for each node mapped (the list is updated only when it is empty). It is strongly recommended to disable the update option for examples with high-level degree of parallelism and a small critical path length. by the fact that a new TP produces an equal or worse effect than sharing FU instances on the overall execution latencies because all the nodes in that TP can only start executing after the end of the execution of the TP immediately before.
When sharing of adders is not considered the algorithm is capable to find 14 solutions without inferior execution latency.
Exploiting the number of TPs
An exploitation of the overall execution latency versus the number of TPs is, for the (2)).
From the results presented so far we may conclude that sharing FUs can reduce the number of TPs without increasing the overall execution time. Moreover, a minimum number of TPs can be a priority, when an FPGA with significant reconfiguration times is used. Due to its low computational complexity, the algorithm can be used to exploit the design space based on the tradeoff between the number of TPs and the overall execution latency. 
Comparison with schedulers
At this point a question may occur: is the algorithm competitive when a single TP is envisaged? Table IV The result labeled with a "*" is achieved without an incremental update of the list of the nodes ready to be mapped. This result shows that the algorithm did not skip from a local minimum, since at least the result related to R MAX =15 should be achieved.
Some results consider the increasing order of the ASAP values as the second key (there is no evidence to suggest when it is better to use the decreasing or the increasing ASAP values as the second key).
The number of each FU instance allocated by our algorithm for each R MAX constraint only was different in two cases to the constraints used (with total number of resources equal to R MAX ) to produce the near-optimal scheduling results (see Table IV ). Therefore, it seems that our algorithm can also be used to a fast identification of the number of FU instances needed, considering a specific number of maximum resources available on the device.
Conclusions and Future Work
In this paper we have presented a new and useful algorithm combining temporal partitioning, sharing of functional units, scheduling, allocation and binding. Unlike other approaches, this algorithm merges those tasks in a combined and global method. The obtained results, from a number of benchmarks, strongly confirm the efficiency and effectiveness of the idea.
The low computation time achieved, when dealing with the presented examples, shows that the algorithm is fast and efficient and thus can be used on large examples.
Work in progress focuses practical extensions to the algorithm. Such extensions are taking into account the hardware resources -for multiplexers, registers and for the control unitneeded for sharing a functional unit.
Extensions to deal with functional units with pipeline stages and with more than one implementation for a given operation will be considered in a near future. Another important issue is the overlapping of reconfiguration and execution that should be considered by future enhancements. Finally, aspects related to conditional paths and loops will also need to be focused on future work.
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